

# Mikroişlemcili Sistem Lab. Sınavına İlişkin Yardımcı Bilgiler

## Complete 8086 instruction set

<a href="#">AAA</a>	<a href="#">CMPSB</a>	<a href="#">JAE</a>	<a href="#">JNBE</a>	<a href="#">JPO</a>	<a href="#">MOV</a>	<a href="#">RCR</a>	<a href="#">SCASB</a>
<a href="#">AAD</a>	<a href="#">CMPSW</a>	<a href="#">JB</a>	<a href="#">JNC</a>	<a href="#">JS</a>	<a href="#">MOVSB</a>	<a href="#">REP</a>	<a href="#">SCASW</a>
<a href="#">AAM</a>	<a href="#">CWD</a>	<a href="#">JBE</a>	<a href="#">JNE</a>	<a href="#">JZ</a>	<a href="#">MOVSW</a>	<a href="#">REPE</a>	<a href="#">SHL</a>
<a href="#">AAS</a>	<a href="#">DAA</a>	<a href="#">JBC</a>	<a href="#">JNG</a>	<a href="#">JZF</a>	<a href="#">MUL</a>	<a href="#">REPNE</a>	<a href="#">SHR</a>
<a href="#">ADC</a>	<a href="#">DAS</a>	<a href="#">JCC</a>	<a href="#">JNGE</a>	<a href="#">LAHF</a>	<a href="#">NEG</a>	<a href="#">REPZ</a>	<a href="#">STC</a>
<a href="#">ADD</a>	<a href="#">DEC</a>	<a href="#">JCXZ</a>	<a href="#">JNGE</a>	<a href="#">LDS</a>	<a href="#">NOP</a>	<a href="#">REPZ</a>	<a href="#">STD</a>
<a href="#">AND</a>	<a href="#">DIV</a>	<a href="#">JE</a>	<a href="#">JNL</a>	<a href="#">LEA</a>	<a href="#">NOT</a>	<a href="#">REPZ</a>	<a href="#">STI</a>
<a href="#">CALL</a>	<a href="#">HLT</a>	<a href="#">JG</a>	<a href="#">JNLE</a>	<a href="#">LEA</a>	<a href="#">OR</a>	<a href="#">RET</a>	<a href="#">STOSB</a>
<a href="#">CBW</a>	<a href="#">IDIV</a>	<a href="#">JGE</a>	<a href="#">JNO</a>	<a href="#">LODSB</a>	<a href="#">OUT</a>	<a href="#">RETF</a>	<a href="#">STOSW</a>
<a href="#">CLC</a>	<a href="#">IMUL</a>	<a href="#">JL</a>	<a href="#">JNP</a>	<a href="#">LODSW</a>	<a href="#">POP</a>	<a href="#">ROL</a>	<a href="#">SUB</a>
<a href="#">CLD</a>	<a href="#">IN</a>	<a href="#">JLE</a>	<a href="#">JNS</a>	<a href="#">LOOP</a>	<a href="#">POPA</a>	<a href="#">ROR</a>	<a href="#">TEST</a>
<a href="#">CLI</a>	<a href="#">INC</a>	<a href="#">JMP</a>	<a href="#">JNZ</a>	<a href="#">LOOPE</a>	<a href="#">POPF</a>	<a href="#">SAHF</a>	<a href="#">XCHG</a>
<a href="#">CMC</a>	<a href="#">INT</a>	<a href="#">JNA</a>	<a href="#">JO</a>	<a href="#">LOOPNE</a>	<a href="#">PUSH</a>	<a href="#">SAL</a>	<a href="#">XLATB</a>
<a href="#">CMP</a>	<a href="#">INTO</a>	<a href="#">JNAE</a>	<a href="#">JP</a>	<a href="#">LOOPNZ</a>	<a href="#">PUSHA</a>	<a href="#">SAR</a>	<a href="#">XOR</a>
	<a href="#">IRET</a>	<a href="#">JNB</a>	<a href="#">JPE</a>	<a href="#">LOOPZ</a>	<a href="#">PUSHF</a>	<a href="#">SBB</a>	
	<a href="#">JA</a>				<a href="#">RCL</a>		

Copyright © 2003-2005 Emu8086, Inc.

All rights reserved.

<http://www.emu8086.com>

Operand types:

**REG:** AX, BX, CX, DX, AH, AL, BL, BH, CH, CL, DH, DL, DI, SI, BP, SP.

**SREG:** DS, ES, SS, and only as second operand: CS.

**memory:** [BX], [BX+SI+7], variable, etc...

**immediate:** 5, -24, 3Fh, 10001101b, etc...

## 8086 CPU Emirlerinin Bazıları

<i>intsruction</i>	<i>operands</i>
<b>MOV/ XOR/ AND/ OR/ ADC/ ADD/ CMP</b>	REG, memory memory, REG REG, REG memory, immediate REG, immediate
<b>OUT/IN</b>	DX, AL DX, AX
<b>SHL/ SHR/ ROL/ ROR RCL/RCR</b>	memory, immediate REG, immediate memory, CL REG, CL
<b>JMP/ JZ/JNZ /LOOP</b>	label
<b>PUSH / POP</b>	REG SREG memory
<b>XLAT</b>	

# Mikroişlemcili Sistem Lab. Sınavına İlişkin Yardımcı Bilgiler

Instructions in alphabetical order:

Instruction	Operands	Description												
<b>ADC</b>	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Add with Carry.  Algorithm: $operand1 = operand1 + operand2 + CF$  <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr> </table>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
<b>ADD</b>	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Add.  Algorithm: $operand1 = operand1 + operand2$  <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr> </table>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
<b>AND</b>	REG, memory memory, REG REG, REG memory, immediate REG, immediate	Logical AND between all bits of two operands. Result is stored in operand1.  These rules apply:  <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td></tr> <tr><td>0</td><td>r</td><td>r</td><td>0</td><td>r</td></tr> </table>	C	Z	S	O	P	0	r	r	0	r		
C	Z	S	O	P										
0	r	r	0	r										
<b>CALL</b>	procedure name label 4-byte address	Transfers control to procedure, return address is (IP) is pushed to stack. 4-byte address may be entered in this form: 1234h:5678h, first value is a segment second value is an offset (this is a far call, so CS is also pushed to stack).  <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
<b>CBW</b>	No operands	Convert byte into word.  Algorithm:  if high bit of AL = 1 then: AH = 255 (0FFh)  else AH = 0  <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														

## Mikroişlemcili Sistem Lab. Sınavına İlişkin Yardımcı Bilgiler

<b>CLC</b>	No operands	<p>Clear Carry flag.</p> <p>Algorithm:</p> <p>CF = 0</p> <div style="border: 1px solid black; padding: 2px; display: inline-block;">C</div> <div style="border: 1px solid black; padding: 2px; display: inline-block;">0</div>
<b>CLD</b>	No operands	<p>Clear Direction flag. SI and DI will be incremented by chain instructions: CMPSB, CMPSW, LODSB, LODSW, MOVSB, MOVSW, STOSB, STOSW.</p> <p>Algorithm:</p> <p>DF = 0</p> <div style="border: 1px solid black; padding: 2px; display: inline-block;">D</div> <div style="border: 1px solid black; padding: 2px; display: inline-block;">0</div>
<b>CLI</b>	No operands	<p>Clear Interrupt enable flag. This disables hardware interrupts.</p> <p>Algorithm:</p> <p>IF = 0</p> <div style="border: 1px solid black; padding: 2px; display: inline-block;">I</div> <div style="border: 1px solid black; padding: 2px; display: inline-block;">0</div>
<b>CMC</b>	No operands	<p>Complement Carry flag. Inverts value of CF.</p> <p>Algorithm:</p> <p>if CF = 1 then CF = 0 if CF = 0 then CF = 1</p> <div style="border: 1px solid black; padding: 2px; display: inline-block;">C</div> <div style="border: 1px solid black; padding: 2px; display: inline-block;">r</div>
<b>CMP</b>	REG, memory memory, REG REG, REG memory, immediate REG, immediate	<p>Compare.</p> <p>Algorithm:</p> <p>operand1 - operand2</p> <p>result is not stored anywhere, flags are set (OF, SF, ZF, AF, PF, CF) according to result.</p> <div style="border: 1px solid black; padding: 2px; display: inline-block;">C Z S O P A</div> <div style="border: 1px solid black; padding: 2px; display: inline-block;">r r r r r r</div>
<b>CWD</b>	No operands	<p>Convert Word to Double word.</p> <p>Algorithm:</p> <p>if high bit of AX = 1 then:</p>

## Mikroişlemcili Sistem Lab. Sınavına İlişkin Yardımcı Bilgiler

		<p>DX = 65535 (0FFFFh)</p> <p>else DX = 0</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6" style="text-align: center;">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
<b>DEC</b>	REG memory	<p>Decrement.</p> <p>Algorithm:</p> <p>operand = operand - 1</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr> </table> <p>CF - unchanged!</p>	Z	S	O	P	A	r	r	r	r	r		
Z	S	O	P	A										
r	r	r	r	r										
<b>DIV</b>	REG memory	<p>Unsigned divide.</p> <p>Algorithm:</p> <p>when operand is a <b>byte</b>: AL = AX / operand AH = remainder (modulus)</p> <p>when operand is a <b>word</b>: AX = (DX AX) / operand DX = remainder (modulus)</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>?</td><td>?</td><td>?</td><td>?</td><td>?</td><td>?</td></tr> </table>	C	Z	S	O	P	A	?	?	?	?	?	?
C	Z	S	O	P	A									
?	?	?	?	?	?									
<b>HLT</b>	No operands	<p>Halt the System.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6" style="text-align: center;">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
<b>IDIV</b>	REG memory	<p>Signed divide.</p> <p>Algorithm:</p> <p>when operand is a <b>byte</b>: AL = AX / operand AH = remainder (modulus)</p> <p>when operand is a <b>word</b>: AX = (DX AX) / operand DX = remainder (modulus)</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>?</td><td>?</td><td>?</td><td>?</td><td>?</td><td>?</td></tr> </table>	C	Z	S	O	P	A	?	?	?	?	?	?
C	Z	S	O	P	A									
?	?	?	?	?	?									
<b>IMUL</b>	REG memory	<p>Signed multiply.</p> <p>Algorithm:</p> <p>when operand is a <b>byte</b>:</p>												






## Mikroişlemcili Sistem Lab. Sınavına İlişkin Yardımcı Bilgiler

		<p>AX = AL * operand. when operand is a <b>word</b>: (DX AX) = AX * operand.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>r</td><td>?</td><td>?</td><td>r</td><td>?</td><td>?</td></tr> </table> <p>CF=OF=0 when result fits into operand of IMUL.</p>	C	Z	S	O	P	A	r	?	?	r	?	?
C	Z	S	O	P	A									
r	?	?	r	?	?									
<b>IN</b>	<p>AL, im.byte AL, DX AX, im.byte AX, DX</p>	<p>Input from port into <b>AL</b> or <b>AX</b>. Second operand is a port number. If required to access port number over 255 - <b>DX</b> register should be used.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
<b>INC</b>	<p>REG memory</p>	<p>Increment.  Algorithm:  operand = operand + 1</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr> </table> <p>CF - unchanged!</p>	Z	S	O	P	A	r	r	r	r	r		
Z	S	O	P	A										
r	r	r	r	r										
<b>INT</b>	<p>immediate byte</p>	<p>Interrupt numbered by immediate byte (0..255). Transfer control to interrupt procedure Algorithm:  Push to stack:  flags register CS IP</p>												
<b>LOOP</b>	<p>label</p>	<p>Decrease CX, jump to label if CX not zero.  Algorithm: CX = CX - 1 if CX &lt;&gt; 0 then   jump   else   no jump, continue Example:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
<b>MOV</b>	<p>REG, memory memory, REG REG, REG memory, immediate REG, immediate</p> <p>SREG, memory memory, SREG REG, SREG SREG, REG</p>	<p>Copy operand2 to operand1.  The MOV instruction cannot:   set the value of the CS and IP registers.   copy value of one segment register to another segment register (should copy to general register first).   copy immediate value to segment register (should copy to general register first).  Algorithm:  operand1 = operand2</p>												

## Mikroişlemcili Sistem Lab. Sınavına İlişkin Yardımcı Bilgiler

		<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6" style="text-align: center;">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
<b>MUL</b>	REG memory	<p>Unsigned multiply.</p> <p>Algorithm:</p> <p>when operand is a byte: AX = AL * operand. when operand is a word: (DX AX) = AX * operand.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>r</td><td>?</td><td>?</td><td>r</td><td>?</td><td>?</td></tr> </table> <p>CF=OF=0 when high section of the result is zero.</p>	C	Z	S	O	P	A	r	?	?	r	?	?
C	Z	S	O	P	A									
r	?	?	r	?	?									
<b>NEG</b>	REG memory	<p>Negate. Makes operand negative (two's complement).</p> <p>Algorithm:</p> <p style="padding-left: 40px;">Invert all bits of the operand Add 1 to inverted operand</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr> </table>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
<b>NOT</b>	REG memory	<p>Invert each bit of the operand.</p> <p>Algorithm:</p> <p style="padding-left: 40px;">if bit is 1 turn it to 0. if bit is 0 turn it to 1.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6" style="text-align: center;">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
<b>OR</b>	REG, memory memory, REG REG, REG memory, immediate REG, immediate	<p>Logical OR between all bits of two operands. Result is stored in first operand.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>0</td><td>r</td><td>r</td><td>0</td><td>r</td><td>?</td></tr> </table>	C	Z	S	O	P	A	0	r	r	0	r	?
C	Z	S	O	P	A									
0	r	r	0	r	?									
<b>OUT</b>	DX, AL DX, AX	<p>Output from AL or AX to port. First operand is a port number. If required to access port number over 255 - DX register should be used.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6" style="text-align: center;">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
<b>ROL</b>	memory, immediate REG, immediate  memory, CL REG, CL	<p>Rotate operand1 left. The number of rotates is set by operand2.</p> <p>Algorithm:</p> <p>shift all bits left, the bit that goes off is set to CF and the same bit is inserted to the right-most position.</p>												

## Mikroişlemcili Sistem Lab. Sınavına İlişkin Yardımcı Bilgiler

		 <p>OF=0 if first operand keeps original sign.</p>
<b>ROR</b>	<p>memory, immediate REG, immediate</p> <p>memory, CL REG, CL</p>	<p>Rotate operand1 right. The number of rotates is set by operand2.</p> <p>Algorithm:</p> <p>shift all bits right, the bit that goes off is set to CF and the same bit is inserted to the left-most position.</p>  <p>OF=0 if first operand keeps original sign.</p>
<b>RCL</b>	<p>memory, immediate REG, immediate</p> <p>memory, CL REG, CL</p>	<p>Rotate operand1 left through Carry Flag. The number of rotates is set by operand2.</p> <p>When immediate is greater then 1, assembler generates several RCL xx, 1 instructions because 8086 has machine code only for this instruction (the same principle works for all other shift/rotate instructions).</p> <p>Algorithm:</p> <p>shift all bits left, the bit that goes off is set to CF and previous value of CF is inserted to the right-most position.</p>  <p>OF=0 if first operand keeps original sign.</p>
<b>RCR</b>	<p>memory, immediate REG, immediate</p> <p>memory, CL REG, CL</p>	<p>Rotate operand1 right through Carry Flag. The number of rotates is set by operand2.</p> <p>Algorithm:</p> <p>shift all bits right, the bit that goes off is set to CF and previous value of CF is inserted to the left-most position.</p>  <p>OF=0 if first operand keeps original sign.</p>
<b>SHL</b>	<p>memory, immediate REG, immediate</p> <p>memory, CL REG, CL</p>	<p>Shift operand1 Left. The number of shifts is set by operand2.</p> <p>Algorithm:</p> <p>Shift all bits left, the bit that goes off is set to CF. Zero bit is inserted to the right-most position.</p>  <p>OF=0 if first operand keeps original sign.</p>
<b>SHR</b>	<p>memory, immediate REG, immediate</p> <p>memory, CL REG, CL</p>	<p>Shift operand1 Right. The number of shifts is set by operand2.</p> <p>Algorithm:</p> <p>Shift all bits right, the bit that goes off is set to CF. Zero bit is inserted to the left-most position.</p>

## Mikroişlemcili Sistem Lab. Sınavına İlişkin Yardımcı Bilgiler

		<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>O</td></tr> <tr><td>r</td><td>r</td></tr> </table> <p>OF=0 if first operand keeps original sign.</p>	C	O	r	r								
C	O													
r	r													
<b>SUB</b>	<p>REG, memory memory, REG REG, REG memory, immediate REG, immediate</p>	<p>Subtract.</p> <p>Algorithm:</p> <p>operand1 = operand1 - operand2</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr> </table>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
<b>SBB</b>	<p>REG, memory memory, REG REG, REG memory, immediate REG, immediate</p>	<p>Subtract with Borrow.</p> <p>Algorithm:</p> <p>operand1 = operand1 - operand2 - CF</p> <p>Example:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr> </table>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
<b>XLATB</b>	No operands	<p>Translate byte from table. Copy value of memory byte at DS:[BX + unsigned AL] to AL register.</p> <p>Algorithm:</p> <p>AL = DS:[BX + unsigned AL]</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td colspan="6" style="text-align: center;">unchanged</td></tr> </table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
<b>XOR</b>	<p>REG, memory memory, REG REG, REG memory, immediate REG, immediate</p>	<p>Logical XOR (Exclusive OR) between all bits of two operands. Result is stored in first operand.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr> <tr><td>0</td><td>r</td><td>r</td><td>0</td><td>r</td><td>?</td></tr> </table>	C	Z	S	O	P	A	0	r	r	0	r	?
C	Z	S	O	P	A									
0	r	r	0	r	?									



## **8086 Instruction Set Summary**

The following is a brief summary of the 8086 instruction set:

### **Data Transfer Instructions**

MOV	Move byte or word to register or memory
IN, OUT	Input byte or word from port, output word to port
LEA	Load effective address
LDS, LES	Load pointer using data segment, extra segment
PUSH, POP	Push word onto stack, pop word off stack
XCHG	Exchange byte or word
XLAT	Translate byte using look-up table

### **Logical Instructions**

NOT	Logical NOT of byte or word (one's complement)
AND	Logical AND of byte or word
OR	Logical OR of byte or word
XOR	Logical exclusive-OR of byte or word
TEST	Test byte or word (AND without storing)

### **Shift and Rotate Instructions**

SHL, SHR	Logical shift left, right byte or word by 1 or CL
SAL, SAR	Arithmetic shift left, right byte or word by 1 or CL
ROL, ROR	Rotate left, right byte or word by 1 or CL
RCL, RCR	Rotate left, right through carry byte or word by 1 or CL

### **Arithmetic Instructions**

ADD, SUB	Add, subtract byte or word
ADC, SBB	Add, subtract byte or word and carry (borrow)
INC, DEC	Increment, decrement byte or word
NEG	Negate byte or word (two's complement)
CMP	Compare byte or word (subtract without storing)
MUL, DIV	Multiply, divide byte or word (unsigned)
IMUL, IDIV	Integer multiply, divide byte or word (signed)
CBW, CWD	Convert byte to word, word to double word (useful before multiply/divide)
AAA, AAS, AAM, AAD	ASCII adjust for addition, subtraction, multiplication, division (ASCII codes 30-39)
DAA, DAS	Decimal adjust for addition, subtraction (binary coded decimal numbers)

### **Transfer Instructions**

JMP	Unconditional jump
JA (JNBE)	Jump if above (not below or equal)
JAE (JNB)	Jump if above or equal (not below)
JB (JNAE)	Jump if below (not above or equal)
JBE (JNA)	Jump if below or equal (not above)
JE (JZ)	Jump if equal (zero)
JG (JNLE)	Jump if greater (not less or equal)
JGE (JNL)	Jump if greater or equal (not less)

**8259 Programmable Interrupt Controller (PIC)**


**ICW1**



LTIM: 0=Edge Triggering  
 SNGL: 0=Cascaded PICs  
 IC4: 0=No ICW4


1=Level Triggering  
 1=Master Only  
 1=ICW4 Required

**ICW2**



Off7..Off3: Programmable Interrupt Vector Offset

**ICW3 (Master)**



S7..S0: 0=IR Line is Connected to Peripheral Device or is Free  
 1=IR Line is Connected to Slave PIC

**ICW4**



SFNM: 0=No Special Fully Nested Mode  
 BUF: 0=No Buffered Mode  
 M/S: 0=Slave PIC  
 AEOI: 0=Manual EOI  
 µPM: 0=MCS-80/85 Mode

1=Special Fully Nested Mode  
 1=Buffered Mode  
 1=Master PIC  
 1=Automatic EOI  
 1=8086/88 Mode

**OCW1**



INTERRUPT MASK  
 1 = MASK SET  
 0 = MASK RESET

**8253/54 Programmable Interval Timer (PIT)**

Kontrol kelimesinin formatı

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
SC <sub>1</sub>	SC <sub>0</sub>	RW <sub>1</sub>	RW <sub>0</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	BCD

**SC - Select counter**

SC<sub>1</sub> SC<sub>0</sub>

0	0	Select counter 0
0	1	Select counter 1
1	0	Select counter 2
1	1	Illegal for 8253 Read-Back command for 8254 (See Read operations)

**M - Mode**

M<sub>2</sub> M<sub>1</sub> M<sub>0</sub>

0	0	0	Mode 0
0	0	1	Mode 1
x	1	0	Mode 2
x	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

**RW - Read /Write**

RW<sub>1</sub> RW<sub>0</sub>

0	0	Counter latch command (See Read operations)
0	1	Read / Write least significant byte only
1	0	Read / Write most significant byte only
1	1	Read / write least significant byte first, then most significant byte

**BCD :**

0	Binary counter 16 - bits
1	Binary coded decimal (BCD) Counter (4 Decades)